Temperature-dependent thermal capacitance characterization for SOI-MOSFETs by González Pérez, Benito et al.
 1 
  
Abstract—Thermal capacitances are required to describe fast 
dynamic thermal behavior in SOI devices. This paper presents a 
physical model based on the AC technique, together with the 
characteristic thermal frequency determination through the 
frequency response of the output conductance, for calculating the 
thermal capacitance of single-finger and multi-finger  
SOI-MOSFETs. The model accounts for total gate width and 
substrate temperature, making evident the augmented thermal 
coupling when multi-fingers are used. Thermal capacitances and 
corresponding time constants, extracted from a variety of gate 
widths and number of fingers, are correctly predicted up to a 
substrate temperature of 150°C. 
 
Index Terms—electrothermal characterization, model,  
SOI-MOSFET, substrate temperature, thermal capacitance. 
 
I. INTRODUCTION 
ilicon-on-insulator (SOI) MOSFETs, having a buried 
oxide layer thicker than 100 nm, suffer from obstruction of  
the heat flow towards the substrate [1], [2]. This, together with 
the ultra-thin internal layers used at nanometer length scales, 
with a reduced thermal conductivity [3], [4], results in a 
remarkable self-heating effect, particularly in DC 
operation/biasing with relevant electrical power levels involved 
(as from dozens of mW [5]). This makes the design and 
configuration of terminals, acting as heat sinks, critical in SOI-
MOSFET performance [1], [6]. 
The typical thermal model for the temperature rise in devices, 
induced by self-heating effects, consists of the equivalent 
circuit shown in Fig. 1, with the thermal resistance, Rth, and 
capacitance, Cth, being connected in parallel. This model is 
based on the following analogy between electrical  
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Fig. 1. Equivalent circuit for self-heating effects in devices. 
 
and thermal magnitudes: The temperature rise in the device 
channel, ΔTc, above the substrate temperature, Tsub, is actually 
the “voltage drop” when the “current” flowing through the 
circuit is the electrical power dissipated, P, in the device (i.e. 
ΔTc = ZthP, with 1/Zth = 1/Rth + jωCth). Making use of more 
sophisticated thermal networks [7], hot spots could be even 
localized (i.e. not only the average device temperature can be 
determined). Nevertheless, our thermal model maintains a 
higher degree of simplicity, to be useful in the context of 
compact model development for circuit simulators. 
For DC response, the SOI-MOSFET thermal resistance has 
been extensively investigated in the literature [8–11]. 
Regarding characterization, several well-established techniques 
have been used for obtaining the thermal resistance, such as the 
AC/RF conductance method [8], pulsed characteristics [9], 
[10], or with impedance analyzers [11]. Regarding modeling, 
precise and simple enough compact models for circuit 
simulation purposes have been developed, including thermal 
coupling in case of multi-finger devices [12–17]. 
With respect to the thermal capacitance, it is necessary to 
describe the fast dynamic thermal behavior in SOI devices 
subjected to abrupt changes in power generation [7], which was 
also demonstrated in [9], with the decrease of drain current as 
SOI-MOSFETs heat up after being turned on. Despite this, too 
few studies concerning this thermal capacitance issue have been 
published, and more advancement in both measurement 
techniques and modeling is required. 
Small-signal equivalent circuit analysis has been used for 
investigating heat flow paths in SOI-MOSFETs [18]. 
Nevertheless, empirical approaches are needed, such as fitting 
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of the elements of the electrical/thermal circuit or the use of 
multiple-pole RC networks for the thermal part [6], [15]. 
Other studies are based on the transient response to pulsed 
measurements and the determination of the thermal time 
constant, τth (τth = RthCth) [19]. This method has been applied to 
high-voltage MOSFETs, when a resistance connected to the 
drain is enough to measure the drain current transient (with the 
voltage drop across the resistance). However, in case of  
SOI-MOSFETs this is a non-viable methodology, due to their 
small thermal time constant (hundreds of nanoseconds) [5], 
[11]. In addition, it is relatively easy to introduce errors in the 
result, since the temperature is derived from complicated 
fittings in the model as in [19] (or even for a pulsed I−V system 
fully capable of pulsing gate/drain bias in a submicrosecond 
time scale [10]). 
 
 
      
 
Fig. 2. Layout of GSG on-wafer test structure and DUT (with Nf = 5). 
 
 
 
 
Fig. 3. Schematic of the AC measurement system for the DUT. 
 
The AC/RF technique has also been applied previously to 
measure complex thermal impedances, but in the case of the 
thermal capacitance a frequency response for the imaginary part 
of the conductance parameter (Y22), when the dynamic self-
heating is avoided, was just assumed [5], [20]. Alternatively, 
the thermal capacitance has been extracted by using an 
underestimated thermal frequency, fth (ωth = 2πfth = 1/τth), once 
the thermal resistance has been obtained [11]. 
On the other hand, SOI-MOSFET thermal capacitance has 
been numerically simulated [21]. In this case, when applying 
the AC/RF technique, the resulting drain-to-source capacitance 
shows a constant value at low frequencies that, as far as we 
know, cannot yet be experimentally assessed. 
In this paper, the thermal capacitance of single-finger and 
multi-finger SOI-MOSFETs is obtained in a straightforward 
and simple form with a methodology based on the AC 
technique and the thermal frequency determination, through the 
output conductance frequency response [21]. In addition, a 
model for the thermal capacitance is proposed, to be 
implemented in circuit simulators, which is valid when the 
thermal coupling increases by the use of multi-finger devices 
[12], and that includes the substrate temperature and total gate 
width dependencies. Regarding the channel length, it has an 
impact that is less significant on SOI-MOSFET self-heating 
than compared to channel width, as usually the change of 
channel width is much greater than that of channel length [6]. 
Thus, the SOI-MOSFETs under consideration, varying the 
gate width and number of fingers, are described in Section II, 
where heat dissipation is also analyzed through numerical 
simulations. The experimental set-up used for their temperature 
dependent thermal capacitance characterization is detailed in 
Section III. Section IV is devoted to thermal capacitance 
determination, measurement and modeling. Finally, some 
conclusions are discussed in Section V. 
II. FABRICATED DEVICES 
Eight SOI N-channel MOSFETs, partially depleted, with 180 
nm gate length, were fabricated using XT018 0.18 μm HV SOI-
CMOS technology (by XFAB). The transistors were body-tied 
to prevent the floating-body effect and embedded in ground–
signal–ground (GSG) on-wafer test structures. The 
corresponding layout is shown in Fig. 2, together with that of 
the device-under-test (DUT). 
Thus, four single-finger transistors, 10, 20, 40, and 60 μm 
(W) wide, were made. The four remaining ones, to enhance self-
heating, were multi-finger devices with the same total gate 
width (W = NfWf), composed of 5, 10, 20, and 30 parallel fingers 
(Nf), each finger being 2 μm wide (Wf ). 
Numerical simulations with Sentaurus Device [22] have been 
performed as in [17], for the single-finger device 40 µm wide, 
as example, and demonstrate that 12% of the generated heat is 
escaping from the Silicon body through the gate, and 34% and 
54% through the source and drain contacts, respectively, which 
points out the relevance of the access resistances in self-heating, 
mainly the drain terminal (as the hot spot of the device is located 
by the drain side). A deeper study would be required to account 
 3 
for the heat propagation physical properties of the materials in 
detailed, which could be object of future works.  
III. EXPERIMENTAL SET-UP 
On-wafer measurements were performed with a Cascade 
Summit 9000 probe station. A thermal chuck set the substrate 
temperature, Tsub, from 30 to 150°C, in 20°C increments. 
As indicated in Fig. 3 for the experimental set-up, 
S-parameters were measured from 30 kHz to 1.2 MHz with the 
Agilent N9913A Vector Network Analyzer and Cascade GSG 
microprobes, for all temperatures. Moreover, ad-hoc designed 
bias tees were used for the frequency range under consideration. 
The Agilent B1500A Semiconductor Analyzer made the 
devices operate in saturation regime, with a DC gate and drain 
voltages of 2 V (Vg-DC) and 1.8 V (Vd-DC), respectively, to 
enhance self-heating effects [16]. 
In addition, it must be pointed out that, for the DC drain 
voltage setting, the voltage drop through the corresponding DC 
path (∆VL in Fig. 3) must be overcome, for every transistor and 
substrate temperature. This was evaluated as the DC resistance 
of the inductor (68.9 Ω) times the DC drain current at the bias 
considered (Vg-DC = 2 V, Vd-DC = 1.8 V), obtained in [16].  
In order to calibrate the measurement system, the  
short-open-load-through method was implemented in a 
previous step, and the pad-to-device parasitic elements are  
de-embedded with the open-short-thru de-embedding technique 
[23]. When more sophisticated thermal networks are used [7], 
the corresponding parasitic elements would need to be also de-
embedded and evaluated for the thermal circuit, which is not 
the case.  
IV. THERMAL CAPACITANCE 
A. Characterization 
Accounting for the thermal network of Fig. 1, the real part of 
the equivalent thermal impedance, Zth, is given by 
 
real(Zth) = Rth1+ω2Rth2 Cth2       (1) 
 
On the other hand, according to the AC conductance 
technique for MOSFETs [8], the real part of the thermal 
impedance can be written as 
 
real(Zth)= ∆gdd∂Id
∂Tsub
�VdgddT+Id�
 
  
        (2) 
 
where ∆gdd = gdd − gddT, gdd is the output conductance at the 
angular frequency ω, gddT is the conductance at high frequency 
(with dynamic self-heating removed), Id is the drain current, and 
Vd is the drain voltage. Therefore, equating (1) and (2), as in 
[21], results in 
 
Rth
1+ω2Rth2 Cth2 = ∆gdd∂Id
∂Tsub
�VdgddT+Id�
 
  
        (3) 
 
Thus, at low frequency (ω ≈ 0), the following expression for 
the thermal resistance is derived, 
 
Rth= ∆gddT∂Id
∂Tsub
�VdgddT+Id�
               (4) 
with ∆gddT = gddo − gddT, gddo being the DC conductance. 
Alternatively, at the characteristic thermal frequency, fth  
(ωth = 2πfth = 1/τth), it is found that 
 
Rth
2 =
∆gdd-th
∂Id
∂Tsub
�VdgddT+Id�
 
  
       (5) 
 
where ∆gdd-th = gdd-th − gddT, with gdd-th = gdd(ωth). Therefore, 
dividing (5) by (4), at the characteristic thermal frequency it 
results that 
∆gdd
∆gddT
�
ωth
=
∆gdd-th
∆gddT
=
1
2 
  
                   (6) 
 
The required parameters, gddo and gddT, for having the  
∆gdd/∆gddT frequency response were obtained in [16] at the bias 
considered (Vg-DC = 2 V, Vd-DC = 1.8 V), for all devices and 
substrate temperatures. 
 
 
(a) 
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(b) 
Fig. 4. ∆gdd/∆gddT frequency response: (a) at 30°C for multi-finger transistors 
and (b) for a multi-finger transistor (with Nf = 30) at different substrate 
temperatures; Vg-DC = 2 V, Vd-DC = 1.8 V. 
Fig. 5. Thermal capacitance as a function of gate width, extracted and modeled 
for single-finger transistors (with circles and dashed line, respectively), and 
multi-finger transistors (with squares and solid line, respectively); Tsub = 30°C. 
TABLE I  
PARAMETERS FOR THE SUBSTRATE TEMPERATURE DEPENDENCY 
Parameter msf mmf <Ctho> 
α (×10−10) 1.39 (J/°C-µm) 0.28 (J/°C-µm) 1.87 (J/°C) 
β −0.91 −0.55 −0.66 
 
The resulting measured ∆gdd/∆gddT frequency response, for a 
substrate temperature of 30°C, is represented by symbols in Fig. 
4(a) for multi-finger transistors, with the characteristic thermal 
frequency that is obtained when ∆gdd/∆gddT = 1/2 (6), and it is 
indicated with vertical lines. Notice that the narrower the 
transistor is, the higher the fth results. Additionally, the 
characteristic thermal frequency increases with the substrate 
temperature, as Fig. 4(b) shows for a multi-finger transistor 
(with Nf = 30), where the measured ∆gdd/∆gddT frequency 
response is similarly represented. 
Analogous dependencies on both gate width and substrate 
temperature were observed for the characteristic thermal 
frequency in all single-finger and multi-finger devices. Once 
the characteristic thermal frequency has been extracted for all 
SOI-MOSFETs, at the different temperatures, the 
corresponding thermal capacitance is obtained through (7), 
 
Cth= 12πf
th
Rth
                  (7) 
with the thermal resistance measured in [16]. Finally, when 
using the proposed method for high scaled devices, accesses 
resistances, which need to be extracted for a proper electrical 
characterization, must be accounted (not de-embedded) for a 
correct thermal characterization, as proposed. 
B. Modeling 
Regarding the gate width, W, the thermal capacitance for single-
finger and multi-finger SOI-MOSFETs, at a substrate 
temperature of 30°C, shows an expected linear dependency as 
indicated in Fig. 5, where circles and squares represent the 
respective measured data. Notice that for the narrower total gate 
width (W = 10 µm), the thermal capacitances of single-finger 
and multi-finger devices practically coincide. However, 
superior thermal capacitances result for the single-finger SOI-
MOSFETs, when the gate width rises, which could be attributed 
to having much fewer number of terminal contacts than those 
in multi-finger devices, through which the heat flow is spread 
out. Thus, the thermal capacitance, Cth, for all transistors can be 
modeled as a function of the total gate width, W (in µm), using 
the following linear expression:  
 
Cth = msf/mf(W − 10) + <Ctho> 
            
(8) 
where <Ctho> ≈ 0.2 nJ/°C represents the average thermal 
capacitance of those transistors for the narrower single-finger 
and multi-finger devices (W = 10 µm), and mmf = 28 pJ/°C-µm 
and msf = 14 pJ/°C-µm are the slope of the linear dependency 
for multi-finger and single-finger SOI-MOSFETs, respectively. 
The modeled thermal capacitance is plotted in Fig. 5 for single-
finger (with dashed line) and multi-finger (with solid line) 
devices, showing a good agreement with measured data. 
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                                           (a) 
(b) 
Fig. 6. Slope of the thermal capacitance linear dependency on the gate width, 
msf (single-finger devices) and mmf (multi-finger devices) (a), and the average 
of the thermal capacitances for the narrower single-finger and multi-finger 
devices (W = 10 µm), <Ctho> (b), as a function of the substrate temperature, 
extracted from measurements (scattered) and modeled (lines). 
(a) 
(b) 
Fig. 7. Thermal capacitance extracted from measurements (scattered) and 
modeled (lines), as a function of the substrate temperature, for  
(a) single-finger devices, and (b) multi-finger devices. 
 
Similar results are obtained for the remaining substrate 
temperatures, with msf and mmf, and <Ctho> diminishing as the 
substrate temperature increases, as Fig. 6(a) and 6(b) show, 
respectively, with symbols. These three parameters for the 
substrate temperature dependency can be modeled, with lines 
in Fig. 6(a) and 6(b), using the power function α(Tsub/30)β. 
Results for α and β are summarized in Table I in all cases. 
The measured and modeled thermal capacitances are 
represented, as a function of the substrate temperature, with 
symbols and lines, respectively, in Fig. 7(a) for single-finger 
transistors and Fig. 7(b) for multi-finger ones. The observed 
linear and power dependences of the thermal capacitance on
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                                             (a) 
(b) 
Fig. 8. Thermal time constant extracted from measurements (scattered) and 
modeled (lines), as a function of the substrate temperature, for  
(a) single-finger devices, and (b) multi-finger devices. 
 
the total gate width and substrate temperature, respectively, 
were previously obtained in [6] and [19]. Furthermore, thermal 
capacitances of the same order of magnitude 
(0.1–5×10−9 J/°C) were measured in [6] for RF  
SOI-MOSFETs and [24] for FinFETs. 
Finally, accounting for the thermal impedances in [16],  
Fig. 8(a) and 8(b) show the resulting measured (with symbols) 
and modeled (with lines) thermal time constant, τth = RthCth, for 
single-finger and multi-finger devices, respectively, as a 
function of the substrate temperature. Comparable results, from 
hundreds of nanoseconds to microseconds, were obtained in 
[5], [11], [21], and [24] and modeled in [18] with multiple-pole 
thermal RC networks. Notice that, for a given total gate width, 
the thermal time constant is larger in single-finger devices than 
in multi-finger ones, tending to be similar as the number of 
fingers is reduced. Furthermore, in contrast to [19], the thermal 
time constant diminishes as the substrate temperature rises, this 
dependence being more intense in single-finger devices and 
when the total gate width increases. 
The average relative error for the thermal capacitance and 
thermal time constant, between measured and modeled data, in 
the substrate temperature range considered, is lower than 9% in 
all transistors, with a maximum absolute error of 18%. 
Finally, it can be highlighted that confinement due to gate 
length scaling results in smaller thermal capacitances; a linear 
dependency of the thermal capacitance on channel length is also 
expected [6]. In this scenario, as (4) indicates, the increment 
observed for ∆gddT when the gate length is reduced [25], is 
balanced with a superior drain current, resulting on a constant 
minimum thermal capacitance (maximum thermal resistance 
[26]) for ultra-short devices, when extrinsic elements determine 
the device thermal performance (as contacts do not scale with 
gate length). 
V. CONCLUSIONS 
The thermal capacitance of single-finger and multi-finger 
SOI-MOSFETs has been successfully measured using the AC 
conductance method, together with the determination of the 
thermal frequency, once the thermal resistance has been 
obtained. The expected linear and power dependences of the 
thermal capacitance on the total gate width and substrate 
temperature (up to 150°C), respectively, were determined and 
modeled for circuit-design purposes. Multi-finger devices show 
a minor influence of the total gate width on the thermal 
capacitance, which results in lower thermal capacitances than 
those of single-finger devices. This could be attributed to 
thermal coupling, when a superior number of terminals in the 
case of multi-finger SOI-MOSFETs results in a higher heat 
flow spread outside the devices. Finally, corresponding thermal 
time constants were also correctly predicted, showing a reverse 
dependence with the substrate temperature, which is more 
intense for large total gate widths and single-finger devices. 
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